Hybrid Protection of Digital FIR Filters

نویسندگان

چکیده

A digital finite impulse response (FIR) filter is a ubiquitous block in signal processing applications and its behavior determined by coefficients. To protect coefficients from an adversary, efficient obfuscation techniques have been proposed, either hiding them behind decoys or replacing key bits. In this article, we initially introduce query attack that can discover the secret of such obfuscated FIR filters, which could not be broken existing prominent attacks. Then, propose first kind hybrid technique, including both hardware logic locking using point function for protection parallel direct transposed forms filters. Experimental results show technique lead to filters with higher security while maintaining complexity competitive superior those locked methods. It also shown protected multiplier blocks are resilient The on different realizations form has promising potential secure design.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Vhdl-models of Parallel Fir Digital Filters

In this paper, the problem of the designing of the processor array (PA) architectures for the DSP problems solution is discussed on the example of the digital FIR-filtering algorithm. At first, the main stages of the proposed [4] methodology of the PA structure design is described. Then, as a example, the design of PA architectures performing FIR filtering algorithm is described. Note, that in ...

متن کامل

Scalability of Programmable FIR Digital Filters

Previous designs of programmable FIR digital filters have demonstrated that the use of broadcast data and control can lead to a high performance-to-cost ratio. As the technology advances to the deep sub-micrometer regime, such an approach should be re-examined by taking the effect of interconnections into account. In this paper, we show that the contribution of interconnect delay to the cycle t...

متن کامل

High Speed FIR Filters for Digital Decimation

This paper describes a multistage FIR decimation filter implemented with a multiplier-free architecture. The filter is designed to be used in A/D converters in submicron CMOS technology. The proposed architecture aims at increasing the operation speed while limiting the power dissipation, thus reducing the injection of switching noise into the substrate and the digital/analog crosstalk.

متن کامل

Alireza Rezaee: Using Genetic Algorithms for Designing of Fir Digital Filters Using Genetic Algorithms for Designing of Fir Digital Filters

In this paper, a new technique is presented for the design and optimization of digital FIR filters with coefficients that are presented in canonic signed-digit (CSD) format. Since such implementation requires no multipliers, it reduces the hardware cost and lowers the power consumption. The proposed technique considers three goals, the optimum number of coefficients, the optimum wordlength, and...

متن کامل

Implementation of Digital Unbiased FIR Filters with Polynomial Impulse Responses

This paper addresses the design and implementation of digital unbiased finite impulse response (FIR) filters with polynomial impulse response functions. The transfer function, its fundamental properties, and a general block-diagram are discussed for the impulse response represented with the l-degree Taylor series expansion. As a particular results, we show a fundamental identity uniquely featur...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Very Large Scale Integration Systems

سال: 2023

ISSN: ['1063-8210', '1557-9999']

DOI: https://doi.org/10.1109/tvlsi.2023.3253641